I will write, debug and simulate verilog systemverilog rtl using questasim and vivado

Pakistan

I speak Urdu, English

Hello! I'm passionate about digital hardware design, FPGA development, and embedded systems. I'm currently pursuing a degree in Electrical Engineering while continuously developing my skills in Verilo...

About this Gig

Looking for reliable Verilog/SystemVerilog RTL design, debugging, or simulation?

I provide simulation-based RTL development using QuestaSim, Vivado, and WaveDrom. I can help with combinational and sequential logic, FSMs, multiplexers, encoders, decoders, registers, counters, comparators, adders, basic ALUs, testbench development, RTL debugging, waveform analysis, Vivado project setup, RTL elaboration, synthesis, RTL schematics, resource utilization reports, and basic XDC constraint integration (when provided).

You'll receive:

Clean, commented RTL source code

Complete testbench

Simulation waveforms

Vivado project files & synthesis (Standard/Premium)

WaveDrom timing diagrams (when included)

PDF documentation

Organized project files

Please contact me before ordering with your project requirements so I can confirm they are within my scope.

Note: This service focuses on RTL design, simulation, and synthesis only. Physical FPGA programming, board testing, advanced implementation, and timing closure are not included

write, debug and simulate verilog systemverilog rtl using questasim and vivado

Full Screen

write, debug and simulate verilog systemverilog rtl using questasim and vivado

Full Screen

Full Screen

View Presentation

View Presentation

write, debug and simulate verilog systemverilog rtl using questasim and vivado

write, debug and simulate verilog systemverilog rtl using questasim and vivado

write, debug and simulate verilog systemverilog rtl using questasim and vivado

write, debug and simulate verilog systemverilog rtl using questasim and vivado

write, debug and simulate verilog systemverilog rtl using questasim and vivado

Platform:

FPGA

Sensors:

Temperature

•

Accelerometer

•

Ultrasonic

•

Microphone

•

Infrared

Expertise:

Firmware development

•

Debugging

•

Microcontrollers

My Portfolio

FAQ

Which HDL languages do you support?

I provide RTL design and debugging in Verilog and SystemVerilog.

Which software do you use?

I use QuestaSim for simulation, Vivado for project setup, RTL elaboration, and synthesis, and WaveDrom for professional timing diagrams.

Do you test designs on a physical FPGA board?

No. My services focus on RTL design, simulation, verification, and Vivado synthesis. Physical FPGA programming and hardware testing are not included.

Can you debug my existing Verilog or SystemVerilog code?

Yes. I can review your RTL, identify simulation or logic issues, and help improve or debug your existing design if it is within my scope.

Will I receive the complete source code?

Yes. All deliverables include the complete source code along with the associated testbench and any files included in your selected package.

Should I contact you before placing an order?

Yes. Please send me your project requirements before ordering so I can review them and confirm that I can complete the project.

Related tags