I will design fpga and rtl using verilog and systemverilog

Ejaz Khanzada

Pakistan

I speak Pashto, English, Urdu, German

I will write verilog,vhdl and systemverilog code for rtl design and verification

I am an Electrical Engineer specializing in Verilog and SystemVerilog for digital design and verification, with a strong focus on FPGA-based systems. I have experience in RTL design, testbench develo...
Read More
About this Gig

About this Gig

I provide synthesizable and well-documented Verilog, VHDL, and SystemVerilog code for FPGA-based designs, including combinational/sequential logic, AI accelerators (e.g., LeNet-5, CNNs, Perceptron), and hardware security implementations (e.g., TrustZone, AES). I ensure high-quality simulation (ModelSim, Vivado) and successful FPGA deployment using leading toolchains.

Tools & Frameworks:

  • Xilinx
  • Vivado
  • Vivado HLS
  • SDK
  • Vitis
  • Quartus
  • ModelSim
  • Cadence
  • Tanner EDA
  • RTL design and simulation

Boards:

Xilinx and Altera (Intel) FPGAs

What I Offer:

  • RTL coding for digital circuits
  • FPGA-based AI/ML accelerator design
  • Secure hardware implementations
  • Functional testbenches & simulations
  • Synthesis and FPGA bitstream generation

Why choose me?

  • Hands-on project experience
  • Strong hardware/software co-design skills
  • Prompt, professional delivery with documentation

Let's build your next FPGA solution. Message me to get started!


Read More
design fpga and rtl using verilog and systemverilog
Full Screen
design fpga and rtl using verilog and systemverilog
Full Screen
design fpga and rtl using verilog and systemverilogdesign fpga and rtl using verilog and systemverilog

My Portfolio

Related tags