h
harin_maniyar

Maniyar

@harin_maniyar
5.0(1)

ASIC verification

India
Gujarati, English, Hindi
About me
I have hands-on experience in a wide range of digital design and verification projects using Verilog HDL. My expertise spans across Digital Electronics, Verilog HDL, System Verilog, UVM methodologies. I have successfully delivered design and verification solutions across multiple projects and recently worked on Gate-Level Simulations (GLS), enhancing my understanding of timing, netlist-level behavior, and real-world implementation aspects.... Read more

Skills

h
harin_maniyar
Maniyar
Offline • 

See my services

Programming & Tech
I will help to design rtl in verilog
5.0(1)
Programming & Tech
I will help verifying complex design by developing sv, uvm testbench

1 Reviews
5.0

(1)
(0)
(0)
(0)
(0)
Rating Breakdown
  • Seller communication level
    5
  • Recommend to a friend
    5
  • Service as described
    5
1-1 out of 1 Reviews
Sort By
Most relevant
    B
    image-docs

    batshevapozner

    IL

    Israel

    5

    absolutely perfect, thank you so much!

    Helpful?
    Yes
    No