I will design verilog rtl, fpga, asic and vlsi projects

Kashish

Pakistan

I speak Sindhi, Urdu, English

Turning Ideas into Innovative Tech Solutions

Hi there! I'm a passionate Software Engineer with expertise in Arduino, Machine Learning, App Development, Web Development, and more. Whether it's building smart systems, crafting intuitive mobile app...
Read More
About this Gig

I will design, develop, simulate, and verify Verilog RTL projects for FPGA, ASIC, and VLSI applications. I can help with RTL design, testbenches, functional simulation, debugging, synthesis, FPGA implementation, and RTL-to-GDSII flow. You will receive clean, well-structured, and thoroughly tested Verilog code with professional documentation.

Read More
design verilog rtl, fpga, asic and vlsi projects
Full Screen
design verilog rtl, fpga, asic and vlsi projects
View Presentation
design verilog rtl, fpga, asic and vlsi projectsdesign verilog rtl, fpga, asic and vlsi projects

Specialization:

Circuit design

•

Schematics

•

Layout

•

Footprint

+1 more

File format:

ODB

Software:

Matlab

•

NI Multisim

•

Simulink

•

AutoCAD

•

Arduino

•

CircuitMaker

Interface:

Wi-Fi

Other Electronics Engineering Services I Offer

Related tags