Browse categories
Explore
Fiverr Pro
English
$
USD
I will do verilog coding and design upto bitstream for your fpga
Electronics Engineer
Electronics Engineer with strong experience in circuit design, debugging, and hardware development. Specialized in VLSI, digital systems, and embedded electronics. I’ve worked on a wide range of proje...
About this Gig
I am an Electronics Engineer specializing in VLSI Design, Digital System Design, FPGA Development, and Digital Signal Processing (DSP). I develop efficient and reliable digital architectures that deliver accurate functionality, implementations.
In this gig, you can request any digital system to be designed using Verilog, SystemVerilog, or FPGA-based methodologies according to your problem statement, research objective, or product specification. Whether you need a processor subsystem, controller logic, communication interface, finite state machine, memory interface, DSP algorithm implementation, CNN accelerator, or a custom hardware accelerator, I will provide a simulation-verified HDL implementation with documentation. If you are working on an innovative idea feel free to share the concept. Your information and project details will be confidential.
My experience includes RTL design, FPGA prototyping, memory interfacing, UART/SPI/I2C , digital signal processing algorithms, hardware implementation of mathematical models.
I deliver professional, well-documented, and simulation-tested designs suitable for FPGA and ASIC development workflows, with guidance for implementation
FAQ
Which language do you use
Mostly I use Verilog, but if you want it to be done in VHDL, SystemVerilog or any other HDL, I can do that.
Does language other than Verilog costs more
No, not at all.
Can you do FPGA with VHDL also
Once the code is synthesised it can be transfered to FPGA, no matter what language it is.
What FPGA do you use, can you do it for a part instead of board
Specifically, I work on Digilent Nexys 4 Artix-7 FPGA Trainer Board(non-DDR), I can't guarantee about a FPGA chip to program.
What will you give me on project completion
I'll share the complete folder of project(of Xilinx Vivado). That will contain all source, simulation and constrain file, bitstream will not be erased while sharing if project includes Hardware implementation
Make if for another FPGA boards.
If you have FPGA other then Nexys-4, I can give you working project but you can get error. You'll have to share that error with me I'll resolve it without considering it as revision.
Will you help me for free?
As I have a considerable experience of working on FPGAs I can solve your errors. If you have almost completed your project and stuck on any single step, I resolve it as possible.
