I am an Electrical Engineering graduate from NUST-SEECS with strong proficiency in RTL design, SystemVerilog, and FPGA synthesis. I have experience in hardware-accelerated AI inference and functional verification. I am passionate about bridging hardware and machine learning through optimized, resource-efficient digital systems.... Read more