Browse categories
Explore
Fiverr Pro
English
$
USD
Parth
@parth292000
FPGA RTL Engineer Verilog VHDL Testbench Debugging C Cpp Python
India
English
About me
I am a Master’s graduate in Integrated Circuits and Systems with hands-on experience in FPGA and digital design. I work with Verilog, VHDL, C, C++, and Python to build and debug reliable solutions. I can design RTL modules, write testbenches, fix simulation issues, and develop clean, synthesizable code. I focus on clear communication, practical solutions, and on-time delivery. Feel free to message me to discuss your project.
Skills
Parth
Offline •
Average response time: 1 hour
See my services
Embedded Systems & IoT
I will design and debug verilog or vhdl rtl with testbench
