I will do fpga rtl in verilog or vhdl zynq soc uvm projects

V
vincemani
V
vincemani
Vincemani
do fpga rtl in verilog or vhdl zynq soc uvm projects
Full Screen
do fpga rtl in verilog or vhdl zynq soc uvm projects

About this gig

Are you looking for a professional FPGA engineer to design, simulate, and verify your RTL designs? You are at the right place!

Welcome!


With 5 years of experience in FPGA development, digital design, and verification, I will help you with:


  • RTL Design in Verilog or SystemVerilog
  • Testbench Creation and Verification using UVM
  • FPGA Implementation & Synthesis
  • Simulation and Debugging (ModelSim, Questa, Vivado and ISE)
  • Timing Analysis & Optimization
  • IP Integration and Custom Module Development
  • AXI, AHB, APB Protocol Implementation


I am here to deliver high-quality, reliable results.

Thanks

  • Expertise

    • Algorithms & Data structures
    • Debugging
    • Performance
    • Security
    • Design

  • Programming language

    • Other

  • Frontend framework

    • React.js
    • AngularJS
    • jQuery
    • Bootstrap
    • Ember.js

  • Backend framework

    • Laravel
    • Spring
    • Node.js
    • CakePHP
    • Flask

Get to know Vincemani

Vincemani

Welcome to the Vincemani tech!

4.5(7)
  • FromPakistan
  • Member sinceApr 2025
  • Last delivery10 months

  • Languages

    Urdu, English, Korean
I’m an Electrical Engineer with 5+ years of experience in embedded systems, FPGA (multi-core), and RTL design. Currently working as an Executive Engineer at the AI Big Data Center, South Korea. Feel free to reach out — let’s bring your ideas to life! – VinceMani

My Portfolio

Related tags