z
zeerakulhassan

Zeerak

@zeerakulhassan
5.0(1)

FPGA and RTL Design Engineer, Verilog VHDL SystemVerilog Vivado

Pakistan
English, Urdu, Hindi, Pashto
About me
FPGA & RTL Design Engineer | 4+ Yrs | Verilog, VHDL, SystemVerilog, Vivado I design, verify and debug reliable digital systems for startups, researchers and engineers worldwide. Services: • FPGA Design (Vivado, Quartus, Vitis HLS) • RTL Coding (Verilog, SystemVerilog, VHDL) • Testbenches, UVM, ModelSim, QuestaSim • SoC / Zynq / MicroBlaze, AXI, I2C, SPI, UART • PetaLinux, TCL, Git, RFSoC, ADRV9001 • PCB (Altium, KiCad), MATLAB, DSP Boards: Nexys A7, Basys 3, Zybo, ZedBoard, ZC706. Hardware Engineer at SWARM, Riyadh. B.Sc. EE, IIUI. Clean code, free consultation, on-time delivery.... Read more

Skills

z
zeerakulhassan
Zeerak
Offline • 
Average response time: 1 hour

See my services

Embedded Systems & IoT
I will do verilog vhdl systemverilog rtl coding for fpga on vivado quartus xilinx
5.0(1)
Embedded Systems & IoT
I will debug fix and verify your verilog vhdl systemverilog fpga rtl design

Portfolio

1 Reviews
5.0

(1)
(0)
(0)
(0)
(0)
Rating Breakdown
  • Seller communication level
    5
  • Quality of delivery
    5
  • Value of delivery
    5
1-1 out of 1 Reviews
Sort By
Most relevant
    M

    moshx5

    US

    United States

    5

    Great to work with this guy

    $50-$100

    Price

    1 day

    Duration

    gig

    Embedded Systems & IoT

    Helpful?
    Yes
    No